Mô tả

As system complexities are growing day by day, the Zynq device alone is incapable of providing the same performance and the Pure RTL module or Programmable logic (PL) needs to be integrated along with the Zynq. As Zynq works with Advanced Extensible Peripheral (AXI), it becomes mandatory for FPGA engineers to gain a fundamental understanding of adding AXI Interface to the Verilog RTL. The AXI4 offers different variants to fit diverse application needs. Understanding of the simpler variants such as AXI Lite and AXI Stream Interface lays a foundation for building an understanding of the complex AXI4 variant such as AXI Full.   

This course focuses on the usage of the Vivado IP Integrator and Vivado RTL integration for building the custom AXI interface for pure Verilog modules. There are four ways to achieve the addition of the AXI interface to the Verilog RTL viz. Using Vivado IP Packager, Vivado RTL Integration, Using System Generator, Using Vivado HLS. The course discusses two methodologies viz. Vivado IP Packager and Vivado RTL Integration in details with a simple example along with the demonstration of the integration of the created IP with the Zynq device. It will also discuss the creation of some basic device drivers, showing how software can be written to access the registers on the custom peripheral.

Bạn sẽ học được gì

Building custom AXI Slave Lite Interface

Handling Interrupts with Custom AXI Slave Lite Interface

Creating Custom AXI Stream Interface with Vivado Template

Building Custom AXI Stream Interface with Verilog RTL

Writing Drivers for Custom AXI Interface

Interfacing of Custom AXI Interface with Zynq devices

Yêu cầu

  • Fundamentals of Xilinx Drivers and Embedded Design Flow

Nội dung khoá học

13 sections

Section 0 : Course Framework

2 lectures
Interface Type
01:35
Course Framework
06:50

Building AXI Slave Lite Interface : Using Vivado Template without I/O ports

7 lectures
Agenda
00:29
Slave Lite Interface without I/O Ports P1 : Creating IP
08:17
Slave Lite Interface without I/O Ports P2 : Creating IP
06:54
Slave Lite Interface without I/O Ports P3 : Creating IP
04:44
Slave Lite Interface without I/O Ports P4 : Creating C Application
10:08
Slave Lite Interface without I/O Ports P5 : Creating C Application
03:58
C Code
00:16

Building AXI Slave Lite Interface : Using Vivado Template with I/O ports

7 lectures
Agenda
00:40
Adding Output port to Slave Lite Interface P1
06:51
Adding Output port to Slave Lite Interface P2
04:00
Adding Output port to Slave Lite Interface P3
03:53
Adding Input and Output ports to Slave Lite Interface P1
06:19
Adding Input and Output ports to Slave Lite Interface P2
05:07
Adding Input and Output ports to Slave Lite Interface P3
02:38

Understanding AXI4-Lite Signals

7 lectures
Agenda
00:44
Understanding Mandatory Signal: Master Write to Slave (Writing Ops) P1
07:29
Understanding Mandatory Signal: Master Write to Slave (Writing Ops) P2
05:41
Understanding Mandatory Signal: Master read from Slave (Reading Ops)
03:02
Other Signals in Slave Lite Interface
10:13
Block Design used in Demonstration
04:17
Analyzing Signals on ILA Probe
13:16

Adding AXI Lite Interface for existing Verilog Code

6 lectures
Agenda
01:23
Add Existing RTL : Delay Generator P1
13:18
Add Existing RTL : Delay Generator P2
05:21
Adding Existing RTL : Multiplier P1
10:54
Adding Existing RTL : Multiplier P2
04:41
Adding Exisitng RTL : COMPLEX FSM P1
08:32

Adding Interrupts to Slave Lite Interfaces

5 lectures
Agenda
00:46
Fundamentals of Interrupt C Application
12:31
Adding Interrupt with RTL P1
11:36
Adding Interrupt with RTL P2
15:02
Code
00:27

Adding Interrupts with Vivado Template

9 lectures
Agenda
00:51
Using Vivado Interrupt Template Code P1
14:45
Using Vivado Interrupt Template Code P2
24:15
Code
00:30
Modifying Delay of the Vivado Interrupt Template
06:47
Generating Continuous Interrupt P1
04:48
Generating Continuous Interrupt P2
02:14
Blinking Effect with Interrupt
16:38
Code
00:40

Adding Master Interface

4 lectures
Agenda
00:39
Creating Master Interface with Vivado Template P1
18:23
Creating Master Interface with Vivado Template P2
06:54
Code
00:12

AXI Stream Slave Interface with Vivado Template

6 lectures
Agenda
00:48
Building AXIS Slave Interface P1
20:38
Building AXIS Slave Interface P2
06:36
Code
00:13
Building Complex FSM with existing FSM for AXIS
09:45
Code
01:01

AXI Stream Master Interface with Vivado Template

4 lectures
Agenda
00:39
Creating AXIS Master Interface P1
19:32
Creating AXIS Master Interface P2
04:06
Code
00:19

AXIS Slave Interface with Verilog

5 lectures
Agenda
00:35
Building AXIS Slave Interface with Verilog P1
10:50
Building AXIS Slave Interface with Verilog P2
12:26
Building AXIS Slave Interface with Verilog P3
04:13
Code and BD
00:35

AXIS Master Slave Interface with Verilog

5 lectures
Agenda
00:47
Building AXIS Master Slave Interface with Verilog P1
16:32
Building AXIS Master Slave Interface with Verilog P2
06:43
Code and BD
00:29
Code and BD
00:42

Understanding Common Errors

2 lectures
Common Error 1
02:56
Common Error 2
03:53

Đánh giá của học viên

Chưa có đánh giá
Course Rating
5
0%
4
0%
3
0%
2
0%
1
0%

Bình luận khách hàng

Viết Bình Luận

Bạn đánh giá khoá học này thế nào?

image

Đăng ký get khoá học Udemy - Unica - Gitiho giá chỉ 50k!

Get khoá học giá rẻ ngay trước khi bị fix.