Mô tả

I have Divided this Course into #13 Different Sections Under Each Section You will find Multiple Lessons:

  • Section 1: Discuss the Requirement sheet and Processor RK3399 Datasheet in very detail.

  • Section 2: How to Choose a SDRAM (SDR/DDRX/LPDDRX) ? from Very Scratch and Its Pin Mapping and Schematic Design From Datasheet.

  • Section 3: Selection and Schematic Design of PMIC (Power Management IC) in very Details.

  • Section 4: EMMC (Embedded Multimedia Card) Chip Selection, Pin Mapping and Schematic Design.

  • Section 5: WIFI/BT Module Selection, Certification (US/EU/CA), Selection and Schematic Design.

  • Section 6: Selection of External LDO/DC-DC/Buck-Boost and Their Schematic Design in very Details.

  • Section 7: Schematic Design of RK3399, Pin Mapping and Impedances Planning on Schematic through Net-Classes.

  • Section 8: Layer Stack up(4/6/8/12L), Finish the Components Placement Planning and its Execution Part-1

  • Section 9: Components Placement Planning and its Execution Part-2

  • Section 10: Components Placement Planning and its Execution Part-3

  • Section 11: Layout Planning, Preliminary Layout, High Speed Design Rules and Length Matching, Power Plane Planning by Sections, Optimization of Layout Part-1

  • Section 12, 13: Power Plane Planning by Sections, Optimization of Layout.

Major Schematic Blocks that I have designed in this course are Project Block Diagram, "Power Budget Block Diagram", "Power Supply Schematic for RK3399", "PMUIO Schematic Block of RK3399", "EMMC/PCIE/ADC Schematic for RK3399", "EDP/MIPI-DSI/HDMI Schematic for RK3399", "Type-C/USB3.0/USB2.0 Hosts Schematic for RK3399", "MIPI-CSI/GPIOs/I2C Schematic of RK3399", "MII/RMII/GMII/RGMII Schematic for RK3399", "SDR/DDRx/LPDDRx Schematic For RK3399", "PMIC/DC-DC/LDOs/Buck-Boost for RK3399" and many more various subparts you will learn in this course as you can see on the curriculum sections and their lessons. 

You will also Learn some basic hardware designing blocks as well like You will also learn some Basic Blocks as well:

  • Pre-Schematic Design Blocks (Block Diagram and Power Budget)

  • Layer Stack-up Selection and Rules for Defining any Stack-up

  • Different Grounding Techniques( Signal Grounding, Earth Grounding, Chassis Grounding)

  • Power Distribution Network Analysis (PDN Analysis) of any PCB.

  • and many more things.

  • Ferrite Bead, ESD Diodes, and Magnetic Application and their selection.

  • How to do Placement and Layout Planning on Microsoft-Paint and many more.

After the completion of this course you can design any "Processor Board" without any Simulation models and third party support.

Bạn sẽ học được gì

Yêu cầu

Nội dung khoá học

13 sections

Processor Selection, Requirement Sheet Discussion and Datasheet of RK3399 SOC

5 lectures
Section-1 Documents, Quizzes, images and Project files.
01:02
Processor Packages SOC, SOP, POP, SOM, COB etc. and how to choose a Processor.
28:12
Requirement sheet discussion, selection criteria of processor and types of cores
32:38
Datasheet Discussion of RK3399
22:57
Comparison between different DDRx and LPDDRx types of interfaces for SDRAM
28:46

LPDDR4 Signal Groups and its topologies, RK3399 Datasheet & Push matrix of SDRAM

6 lectures
Section-2 Documents, Quizzes, images and Project files.
00:56
Some important points about DDR3 & 4 and LPDDR3 & 4
15:16
Discussion on Data Group, Address Command Group, Control Groups, Clock Groups
16:23
Different Layout Topologies for DDR Interface and Mathematical relation of data
18:40
Finish reading the datasheet of Processor RK3399
35:32
Pugh Matrix Parameters for Selecting a LPDDR4 SDRAM
29:14

Selection, Datasheet and Schematic Design of RS512M32LZ4D2ANP, JEDEC JESD209-4

5 lectures
Section-3 Documents, Quizzes, images and Project files.
01:15
List of Vendors for SDRAM, and How to create Pugh Matrix from list of features
21:58
Reading datasheet of RS512M32LZ4D2ANP-75BT LPDDR4 SDRAM, and JEDEC doc JESD209-4
48:13
Schematic Design of RS512M32LZ4D2ANP-75BT LPDDR4 SDRAM Part-1
30:48
Schematic Design of RS512M32LZ4D2ANP-75BT LPDDR4 SDRAM Part-2
20:19

EMMC & JEDEC JESD84-B51, Types of EMMC, Datasheet and Schematic KLMAG1JETD-B041

6 lectures
Section-4 Documents, Quizzes, images and Project files.
01:10
What is EMMC, JEDEC document JESD84-B51 for EMMC5,1 standard and types of EMMC
29:47
Types of Nand EMMC in detail, Assignment no 2 to Create EMMC Pugh matrix
09:51
KLMAG1JETD-B041 EMMC Datasheet and Schematic Design
21:40
WLAN WIFI Modules Selection Criteria and Standard discussion in detail for Pugh
28:30
Reading the Datasheet of SDMMC WIFI Module
21:29

Datasheet & Schematic Design of WIFI, Supply & PMU of RK3399, DDR Controller

5 lectures
Section-5 Documents, Quizzes, images and Project files.
00:42
Schematic design of WIFI Module using Datasheet
35:06
Datasheet of WIFI BT Module and list of Blocks for SOM Board
28:47
Schematic design of Power Supply blocks VDD_GPU, VDD_BIGCPU, VDD_LITCPU, VDD_LOG
18:05
Schematic Design of DDR Controller of RK3399 for LPDDR4 SDRAM
20:27

How to Create Different 25 RK3399 Symbols like: PCIE, ADC, MIPI, HDMI, DDR, EDP

5 lectures
Section-6 Documents, Quizzes, images and Project files.
00:57
How to create Different Parts of RK3399 using Processor datasheet- Power Supply
32:25
How to create Different Parts of RK3399 using Processor datasheet DDR Controller
17:54
Create Parts of RK3399 using Processor datasheet- PCIE, ADC IN, HDMI, MIPI DSI,
35:08
Parts of RK3399 using Processor datasheet- MIPI CSI, MAC RGMII, UART, SPI, I2C
36:24

Hardware Interfaces I2C, SPI, LVDS, I2S, SDIO, MII, USB, TYPEC, CAMIF, PCIE etc.

6 lectures
Section-7 Documents, Quizzes, images and Project files.
01:25
Hardware Interfaces introduction and Working- I2C, SPI
32:28
Hardware Interfaces introduction and Working- UART, LVDS
27:49
Hardware Interfaces introduction and Working- I2S, SDIO
20:49
Hardware Interfaces introduction and Working- MII, RMII, GMII, RGMII, XMII, RXMI
25:27
Hardware Interfaces introduction and Working- USB2, TYPEC, CAMIF
19:37

PMIC, ETH PHY Selection, Datasheet and Schematic of RK808, PHY and Layer Stackup

6 lectures
Section-8 Documents, Quizzes, images and Project files.
01:12
Schematic Design of PMU System Block of RK3399
30:07
Selection Columns of Pugh Matrix for PMIC RK808 and Power Supply Blocks
30:55
Schematic Design of PMIC, Buck Converters, and Ethernet PHY
26:11
Input TypeC Schematic Design, Soft Start and Schematic of 260 Pin DDR4 Connector
34:21
4L 6L 8L 12L Stack up Discussion and get it verified by Manufacturer
35:59

12-Layer Stack up, DXF Import, Component Placement Planning and execution

6 lectures
Section-9 Documents, Quizzes, images and Project files.
01:28
12L Layer Stackup implementation for SOM
30:54
Board shape using DXF file import, and import Components to PCBDOC
21:16
SOM Board Placement Planning
16:19
Finish the component placement Iteration-1
26:38
Component Placement for SOC schematic block and introduction of Net Class etc
29:09

Complete Component Placement as per Planning.

3 lectures
Section-10 Documents, Quizzes, images and Project files.
00:40
Solution of Previous assignment no 6 and Component Placement instructions part-1
30:04
Component Placement instructions part-2
22:46

Design Rules for VIAs, Clearances, Track width for RK3399 FANOUT

4 lectures
Section-11 Documents, Quizzes, images and Project files.
01:12
Completed Placement and Design Rules of VIA, Clearance, Track width for Fanout
27:49
BGA828 Fanout for System Supply Part-1
27:07
Finish Supply Fanout, and Create impedance profile for stackup for 50OHM, 90OHM,
26:54

Layout Planning for RK3399 Signal Groups, Design Rules for DDR Controller PADs

5 lectures
Section-12 Documents, Quizzes, images and Project files.
01:45
Layout Planning for Byte Groups of LPDDR4 SDRAMs
24:44
Design Rules for LPDDR4 Byte Groups Fanout and Routing
19:00
Layout of Byte Group 1 of Lpddr4 SDRAM
26:15
Layout of Other Byte Group and Instruction for Routing other Highspeed Tracks
31:21

Design Rules Exceptions Length Matching of High-Speed Tracks

5 lectures
Section-13 Documents, Quizzes, images and Project files.
01:20
Completed High-speed Tracks Layout, Design Rules of highspeed tracks, Priorities
22:58
Length Matching tool introduction and List of Interfaces needs length Matching
15:48
Steps involved in Length match any interface
27:04
Demonstration of Length on LPDDR4
17:16

Đánh giá của học viên

Chưa có đánh giá
Course Rating
5
0%
4
0%
3
0%
2
0%
1
0%

Bình luận khách hàng

Viết Bình Luận

Bạn đánh giá khoá học này thế nào?

image

Đăng ký get khoá học Udemy - Unica - Gitiho giá chỉ 50k!

Get khoá học giá rẻ ngay trước khi bị fix.